

\_\_\_\_\_

\_\_\_\_\_

1.

- 
- 
- 
- 
- 
- 
- 
- 
- 
- 

▪

▪

▪

2.





1.	.....	1	8.	.....	11
2.	.....	1	9.	.....	14
3.	.....	1			
4.	.....	2			
5.	.....	3			
6.	.....	4			
7.	.....	5			
			10.	.....	16
			11.	.....	19
			12.	.....	20
			13.	.....	21
			14.	.....	22

5.

---



7.

7.1. 1

:		

7.2. ESD

7.5.

		A	
			μ
DIN V VDE V 0884-11:2017-01 <sup>2</sup>			

7.6.

VDE( )	UL( )

7.7.

7.7.1.

	= 54		
	= 54		



7.8.

A		B	
DE = VDDL RE = 0V DI = 0V			

DE = VDDT<sub>501(D)</sub>-0.72 424.68 120.6 12.6 reW nBT/TT0 1 .68 120.6 12.6 reW nBT/TT0 1 T<sub>0</sub> -



7.9.

7.9.1.





7.9.2.


8.



8-1








9.

μ

9.1.



9.2.



9-1 1

$V_{ID} = (V_A - V_B)$	$(\overline{RE})$	(RO)

9.3.

9-2 1

(DI)	(DE)	A	B

9.4.


9.4.1.

9.4.2.

9.4.3.

10.  
10.1.


0.1 $\mu$  10 $\mu$



10-1



10.2.



10.3. 256


“ ”  
“ ”

120

10.4. PCB

$\mu$


$10\mu$      $\mu$      $\mu$



11.

11.1. LGA16


12.



12-1

12-1

13.



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant

14.



<http://www.Chipanalog.com>